Mixed precision support in HPC applications: What about reliability?

A Netti and Y Peng and P Omland and M Paulitsch and J Parra and G Espinosa and U Agarwal and ABH Chan and K Pattabiraman, JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 181, 104746 (2023).

DOI: 10.1016/j.jpdc.2023.104746

In their quest for exascale and beyond, High-Performance Computing (HPC) systems continue becoming ever larger and more complex. Application developers, on the other hand, leverage novel methods to improve the efficiency of their own codes: a recent trend is the use of floating- point mixed precision, or the careful interlocking of single-and double- precision arithmetic, as a tool to improve performance as well as reduce network and memory boundedness. However, while it is known that modern HPC systems suffer hardware faults at daily rates, the impact of reduced precision on application reliability is yet to be explored. In this work we aim to fill this gap: first, we propose a qualitative survey to identify the branches of HPC where mixed precision is most popular. Second, we show the results of instruction -level fault injection experiments on a variety of representative HPC workloads, comparing vulnerability to Silent Data Errors (SDEs) under different numerical configurations. Our experiments indicate that use of single and mixed precision leads to comparatively more frequent and more severe SDEs, with concerning implications regarding their use on extreme-scale, fault-prone HPC platforms.& COPY; 2023 Elsevier Inc. All rights reserved.

Return to Publications page